FYCS/SEM I/REG/DSA

Time: 21	½ ḥrs.	Marks:75
Note:	 All questions are compulsory with internal choice. Draw neat diagrams wherever necessary. Figures to the right indicate full marks. 	
(b) (c) (d) (e)	Answer the following (any four) Explain NOT, AND and OR gate with their symbol, truth table. Explain De-Morgan's theorem. Using NOR gate draw NOT, AND and OR gate. Draw IC diagram of NOR gate and NAND gate. Draw the circuit diagram for following Boolean expression. i. $\overline{A}B + \overline{A}\overline{B}$ ii. $\overline{A} + BC + \overline{(BC)}$	(20)
Q.2 (a) (b) (c) (d)	Simplify using K-map:y=∑m(1,3,5,7,12,14) Answer the following (any four) Explain memory hierarchy in detail. What is addressing mode? Explain any three addressing modes. Explain data transfer techniques of DMA. Processor requires the pages from virtual memory in the following sequence: 2,3,2,1,5,2,4,5,3,2,5,2 calculate Hit and Miss ratio using FIFO and LRU. Explain daisy chaining and polling methods of Bus Contention.	(20)
Q.3 (a) (b) (c) (d) (e)	Write a note on virtual memory management using paging. Answer the following (any four) Write micro operations for ADD BL,25 and MOV BL,[BX] Draw and Explain instruction cycle. Explain delay element method with advantages and disadvantages. Explain Wilke's design for a Microprogrammed control unit. Differentiate between SRAM and DRAM. Explain memory interleaving.	(20)
Q.4 (a) (b) (c) (d) (e)	Answer the following (any five) Simplify using K-map: y=∑m(0,2,5,8,10,13) Explain 4:1 multiplexer. Explain Flynn's Classification of parallel Computing. Explain Half adder with circuit diagram, symbol and truth table. Processor requires the pages from virtual memory in the following sequence: 7,5,3,2,1,0,4,1,6,7,4,2 calculate Hit and Miss ratio using FIFO and LRU. Design a 3-bit asynchronous up-counter by using JK flip-flops. X	(15)